



MAX 10 Nios II Embedded “Hello World” Lab: MAX 10 Development Kit

August 2015

Version 1.04

Contents

Overview	3
Lab Notes	3
Quartus Installation	3
Design Flow	5
Introduction to the MAX 10 Development Kit	6
Objective of hardware design for the “Hello World” lab	7
HARDWARE DESIGN	8
Initial Setup	8
Get started with Quartus	10
Building your Qsys based processor system	13
Building the top level design	25
Adding the Nios II system into your design	31
SOFTWARE DESIGN	34
Creating the Software for the “Hello World” design	34
Downloading the hardware image to the MAX10 Development Kit	41
Lab Summary	46
Appendix A: Using Schematic Capture in place of writing Verilog for the top level module	47
Appendix B: Merging the NIOS executable into the FPGA configuration file (Hardware Image)	50
Appendix C: Using Interrupt Service Routines (ISR) in a NIOS based system	52

Overview

This lab teaches you how to create an embedded system implemented in programmable logic using Altera's "soft" Nios II processor. A soft processor is built from the programmable logic fabric and hence can be easily modified to suit an applications requirements whereas a hard processor is built from "hard" standard cells that cannot be changed without redesigning the chip. Soft processors can be built in any of Altera's FPGA families, while hard processors can be found in Altera's "SoC FPGA" device families such as Cyclone V SoC or Arria V SoC.. The Nios II processor is supported by a rich set of peripherals and "IP" blocks built that can be configured and connected to the processor using Altera's QSys tool within the Quartus II design tool set. Altera also distributes the Nios II Software Build Tools (SBT) for Eclipse (for software development) within the Quartus development suite.

This lab will show you how to install the Max 10 Development kit pin settings, design the processor-based hardware system, download it to the MAX 10 Development Kit, and run a simple "Hello World" software program which displays text on your terminal. The lab is split into a Hardware Section and Software Section. You can skip the hardware section and move directly to the software section should you choose.

Lab Notes

Many of the names that the lab asks you to choose for files, components, and other objects in this exercise must be spelled exactly as directed. This is necessary for consistency and to ensure that each step works properly in the lab, when creating your own systems you can choose your own names as long as you use them consistently in your project. The directory paths shown in the figures are for Linux (forward slash directory delimiter). If you are using Windows, the paths will be shown with backslash directory delimiters.

Quartus Installation

Quartus is Altera's design tool suite. It serves a number of functions:

1. Design creation through the use of HDL languages or schematics
2. System creation through the Qsys graphical interface
3. Generation and editing of constraints: timing, pin locations, physical location on die, IO voltage levels
4. Synthesis of high level language into an FPGA netlist ("mapping" in FPGA terminology)
5. FPGA place and route ("fitting" in FPGA terminology)
6. Generation of design image (used to program FPGA, "assembly" in FPGA terminology)
7. Timing Analysis
8. Programming/download of design image into FPGA hardware
9. Debugging by insertion of debug logic (in-chip logic analyzer)
10. Interfaces to 3rd party tools such as simulators
11. Launching of Software Build Tools (Eclipse) for Nios II

To download Quartus, follow these instructions:

Visit this site: <http://dl.altera.com/?edition=web> to download version 14.1 update 1 of Quartus II. Select version 14.1 and your PC's operating system.

For the smallest installation, and quickest download time, enter only the entries shown below.

Combined Files Individual Files DVD Files Additional Software Updates

Download and install instructions: [More](#)
[Read Altera Software v14.1 Installation FAQ](#)
[Quick Start Guide](#)

☒ **Select All**

☒ **Quartus II Web Edition (Free)**

☒ **Quartus II Software (includes Nios II EDS)**
Size: 1.2 GB MD5: FB732633ECB57BE1A73BE45D172918AF

☐ **ModelSim-Altera Edition (includes Starter Edition)**
Size: 1.1 GB MD5: C931A4F7F9B4306DD8E8248607993C7C

☒ **Devices**
You must install device support for at least one device family to use the Quartus II software.

☐ **Arria II device support**
Size: 497.7 MB MD5: B329C8FCC2E1315B0E36C11AD41A23F7

☐ **Cyclone IV device support**
Size: 462.7 MB MD5: 599819EBE4DDBFA0B622505B22432E86

☐ **Cyclone V device support**
Size: 1.0 GB MD5: 446D7EE5999226CD3294F890A12C53CC

☐ **MAX II, MAX V device support**
Size: 11.3 MB MD5: C3EDC556AC9770DB2DD63706EECA2654

☒ **MAX 10 FPGA device support**
Size: 289.0 MB MD5: 75F2D4AF1E847FC53AC6B619A35BD2CF

[Download Selected Files](#)

Note: The Quartus II software is a full-featured EDA product. Depending on your download speed, download times may be lengthy.

Figure 1: Quartus download page

Follow the download instructions provided from the web page. No license is required to run MAX 10 FPGAs on the Quartus software.

Next, you need to download Update 1 for your Quartus release. Navigate to the Updates Tab and download Update 1. Follow the instruction to install the update.




Figure 2: Quartus Update Tab

You also will need a quartus.ini (special initialization settings) file in your working directory to activate use of the MAX 10M50 device. A later section will show you where to put the quartus.ini file. The quartus.ini file will not be required in future versions of Quartus.

Design Flow

Unlike system development with hard processors, development with soft processors enables you to optimize the processor system to your application requirements and use the FPGA to add the performance and interfaces required by your system. This means that you need to know how to modify the processor system hardware; this may sound challenging but thanks to the Qsys graphical system design tool this is actually a relatively easy thing to do as we will demonstrate in this lab.

The **Error! Reference source not found.** illustrates how an overall system is integrated using the combination of the Qsys system integration tool, Quartus for mapping (FPGA terminology for synthesis), fitting (FPGA terminology for place and route), and the NIOS Software Build Tool (SBT) for software development.




Figure 3: Development Flow

The above diagram depicts the typical flow for Nios II system design. Hardware System definition is performed using Qsys; the resultant HDL files from the Qsys system are used by the Quartus II FPGA design software to map, fit and download the hardware image into the FPGA device. Quartus II also generates information that describes the configuration of the system designed in Qsys so that the Nios II SBT can be configured to create a software library that matches the hardware system and contains all the correct peripheral drivers.

Introduction to the MAX 10 Development Kit

Altera and its design partners create a number of development kits to allow users a quick and convenient starting point for designing with MAX 10 devices. These kits include schematics and bill of materials should you want to use the MAX 10 Development Kit for production or make a derivative product based on the bill of materials. As seen on the diagram below, the MAX 10 Dev Kit is a full featured kit with a variety of interfaces for a broad range of applications. There are 2 expansion connectors – the PMOD and HSMC connectors that can interface with a variety of interface cards such as LCDs, sensors and data conversion circuits. In this lab, we will not use many of the interfaces, but there is a wealth of design examples and reference material demonstrating how to use these interfaces.




Figure 4: MAX 10 Development Kit Features

Objective of hardware design for the “Hello World” lab

For the simplest example, ‘a hello world lab’, the processor will load a program that prints “Hello World” to the screen. This requires a working processor to execute the code, on-chip memory to store the software executable, and a JTAG UART peripheral to send the “Hello World” text to a terminal. To make the lab a little bit more interesting and hardware-centric, we will utilize the push button switches and LEDs to allow interaction with the development kit.

The lab hardware is constructed with the components shown below. Altera utilizes the Qsys network on chip interconnect to connect the master and slave devices together. To get a clear understanding of how quickly one can build an Embedded System using Qsys and the Quartus Design Software you will build the Nios II system entirely from scratch.




Figure 5: Nios II based system used in this lab

HARDWARE DESIGN

Initial Setup

Should you want to skip the hardware design section, continue in the section called SOFTWARE DESIGN.

Altera provides a starting point design to get the FPGA device pinouts associated with the development kits layout and your design via what is called the Baseline design. Navigate to Altera's design store: <https://cloud.altera.com/devstore>

Click on Design Examples.




Figure 6: Design Store

Once in Design Examples, filter by the MAX 10 Development Kit.

Dashboard » Design Store » Design Examples

Design Store

Development Kits **Design Examples**

Looking for more design examples? Find them [here](#).

Family: MAX 10 Quartus II Version: Any Development Kit: MAX 10 FPGA Development

Show 100 entries Search:

	Name	Category	Development Kit	Family	Device	Version	Quartus II Version	Vendor
	Max10 Development Kit Baseline Design	Design Example	MAX 10 FPGA Development Kit	MAX 10	10M50DA	1.0	14.1.1	Altera
	Power Management Controller	Design Example	MAX 10 FPGA Development Kit	MAX 10	10M50DA	1.0	14.1.0	Altera

Showing 1 to 2 of 2 entries Previous 1 Next

[Feedback](#) | [Help](#) | [Software](#) | [Site Terms](#) | [Privacy](#) | [Legal Notice](#)

Copyright © 2015 Altera Corporation. All Rights Reserved.

Figure 7: Design Examples under Design Store (note that this list changes over time and might not look the same as this picture)

Select the Max 10 Development Kit Baseline Design.

Dashboard » Design Store » Design Examples » Max10 Development Kit Baseline Design

Design Store

Take a tour

Max10 Development Kit Baseline Design

Category	Design Example
Name	Max10 Development Kit Baseline Design
Description	This design contains device pinout only and can be used as a starting point for designing with your MAX10 FPGA Development Kit. You can change the pin names as needed in the Verilog HDL code and the .qsf files (or with the Assignment Editor). Pin locations are locked down on the board.
Version	1.0
Family	MAX 10
Device	10M50DA
Development Kit	MAX 10 FPGA Development Kit
Installation Package	<p>Download</p> <p>Note: After downloading the design example, you must prepare the design template. Find detailed instructions here.</p> <div> <p>Prepare the design template in the Quartus II software GUI (version 14.1 and later)</p> <p>Prepare the design template in the Quartus II software command-line</p> </div> <p>Next, in the Quartus II software, open the top.qpf project to get started.</p>
Quartus II Version	Download Quartus II v14.1.1
Vendor	Altera

Figure 8: MAX 10 Development Baseline Design Example

Select the Download button and save the baseline.par design locally to your lab working directory (call the directory devkit_hello_world).

You will also need the quartus.ini file with the dev_password content shown below in that file. Create a file called quartus.ini with the contents below and save in your working directory.

```
dev_password0 = d0070c637d8467d2d0641c29e9a8e6a984b8460f88985ca122336132242223562341755545557545516555555555405
```

Get started with Quartus

Now you are ready to get started designing hardware! Launch Quartus by double clicking the Quartus icon. Click on Help → About Quartus and check if you are running Quartus v14.1.0 (build 186) with patch 0.04 installed of v14.1.1 (build 190) or newer. Older versions of Quartus will not allow you to program the MAX10 10M50 device.

Next you will launch the New Project Wizard from Quartus from the main panel or alternatively File → New Project Wizard.




Figure 9: Quartus Main Panel

Fill in the New Project Wizard first panel with your devkit_hello_world directory and project which we will also call hello_world_lab.




Figure 10: New Project Wizard first panel

Click next and select project template and click next.




Figure 11: New project wizard second panel



Figure 12: Design Template Install

Once you hit ok, Quartus loads this starting point design that contains the pinout for the MAX10M50 device on the MAX 10 Development Kit. Note that only a handful of pins are

needed for the lab, but you can rely on the settings utilized in the Baseline project to make sure the right pin locations and voltage settings are correct for your project.

Building your Qsys based processor system

The Figure 13 diagram illustrates what you are designing in the Qsys environment. This system has a single master, the Nios II processor, and 4 slave devices. Building the Qsys system is a highly efficient way of designing systems with or without a processor.

Launch Qsys from Quartus: Tools → Qsys. The initial screen looks something like this:




Figure 13: Qsys main panel

Next, we will add the various components of the system and make the connections between them. By default Qsys inserts a clock module. We will connect to this later on in the lab.

Below the IP catalog tab, you can search for the various components you want to add to your Qsys based system. Enter Nios in the search tab and select the Nios II Gen 2 processor from the library.

A configuration window will appear, in this select the Nios II/e processor. This version of the Nios II processor is resource optimized and will work well for the Hello World Lab implementation.




Figure 14: Nios II Gen 2 Configuration panel

Click finish and you will see the Nios IIe processor in your connection diagram. For now don't worry about the system errors reported, we will address them soon.




Figure 15: Qsys System Contents panel

Qsys has a very elegant and efficient way of making connections by clicking on the nodes on 'wires' in the connections panel on the 2nd column from the left. You can add the connections as

you add components, but it's often easier to make all the connections once you have finished adding the various blocks. With the Nios II processor added, you still need to add the On Chip Memory, JTAG UART, SWITCHES and LED to your system defined in Figure 5: Nios II based system.

Search for memory in the IP catalog. You will see many options for memory. It might be easiest to detach the IP Catalog from the main panel by clicking on the detach window icon.



Figure 16: Detach window icon







Figure 17: IP catalog search for on chip memory

Locate the On-Chip Memory (RAM or ROM) component and click add. You can use all of the default settings except that you need to change the memory size from 4096 to 16384. This will ensure that you have a plenty of space for your software program. Uncheck initialize memory content. This feature includes the software executable in the hardware image. For this lab, you will initialize the software executable from Eclipse.

Parameters   

System: nios_setup_v2 Path: onchip_memory

On-Chip Memory (RAM or ROM)

altera_avalon_onchip_memory2 [Details](#)

Memory type

Type: RAM (Writable) ▼

☐ Dual-port access

☐ Single clock operation

Read During Write Mode: DONT_CARE ▼

Block type: AUTO ▼

Size

Data width: 32 ▼

Total memory size: 16384 bytes

☐ Minimize memory block usage (may impact fmax)

Read latency

Slave s1 Latency: 1 ▼

Slave s2 Latency: 1 ▼

ROM/RAM Memory Protection

Reset Request: Enabled ▼

ECC Parameter

Extend the data width to support ECC bits: Disabled ▼

Memory initialization

☐ Initialize memory content

☐ Enable non-default initialization file

Type the filename (e.g. my_ram.hex) or select the hex file using the file browser button.

User created initialization file: onchip_mem.hex ...

☐ Enable In-System Memory Content Editor feature

Instance ID: NONE

This memory is not initialized during device programming.

Figure 18: On chip memory configuration panel

Click finish and you will now see a total 3 components in your Qsys system: clock, Nios II processor and on-chip memory.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_0	Clock Source					
<input checked="" type="checkbox"/>		clk_in	Clock Input	clk	exported			
<input checked="" type="checkbox"/>		clk_in_reset	Reset Input	reset				
<input checked="" type="checkbox"/>		clk	Clock Output	clk_0				
<input checked="" type="checkbox"/>		clk_reset	Reset Output					
<input checked="" type="checkbox"/>		nios2_gen2_0	Nios II Gen2 Processor					
<input checked="" type="checkbox"/>		clk	Clock Input	Double-click to export	unconnect			
<input checked="" type="checkbox"/>		reset	Reset Input	Double-click to export				
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master	Double-click to export				
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master	Double-click to export				
<input checked="" type="checkbox"/>		irq	Interrupt Receiver	Double-click to export			IRQ 0	IRQ 31
<input checked="" type="checkbox"/>		debug_reset_request	Reset Output	Double-click to export				
<input checked="" type="checkbox"/>		debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export				
<input checked="" type="checkbox"/>		custom_instruction_master	Custom Instruction Master	Double-click to export				
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM)					
<input checked="" type="checkbox"/>		clk1	Clock Input	Double-click to export	unconnect			
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	Double-click to export				
<input checked="" type="checkbox"/>		reset1	Reset Input	Double-click to export				

Figure 19: System contents with NIOSII and on chip memory

The next component you will add is the JTAG UART. Search for JTAG in the IP catalog, locate the JTAG UART and double click or add that component. Keep the default settings and click finish.

JTAG UART - jtag_uart_0 <@sj-swcf5690-011>

altera_avalon_jtag_uart

Block Diagram

Write FIFO (Data from Avalon to JTAG)

Buffer depth (bytes): 64

IRQ threshold: 8

☐ Construct using registers instead of memory blocks

Read FIFO (Data from JTAG to Avalon)

Buffer depth (bytes): 64

IRQ threshold: 8

☐ Construct using registers instead of memory blocks

Warning: jtag_uart_0: Jtag UART input clock need to be at least 50Mhz to operate properly

Cancel Finish

Figure 20: JTAG UART configuration panel

The next two components SWITCH and LED are actually configured instances of general purpose parallel IO components in the IP catalog. Search for parallel IO (PIO) and select this block. For the switch block, you will set this up as a 2 bit input interface using the settings shown below.




Figure 21: Parallel IO configuration panel

Next, you will add a second PIO block. Double click on the PIO component as you did for the SWITCH. This time you will configure this component as the LED which is a 2 bit output.




Figure 22: Parallel IO configuration panel for LED outputs

Click finish. You have completed adding the 6 components that make up your Qsys system. Next you will rename the components in the design with names that are easy to remember.

In the system contents tab, right click on the nios2_gen_2_0 component, select rename and type in nios2e, similarly rename the rest of the components: onchip_memory, uart, switch and led. This will make these components names easy to remember and reference in future steps.




Figure 23: System Content connections starting panel

The next step consists of making the appropriate connections between the components within Qsys.

Click on the clk net coming out of clk_0. When first selected, it will be gray color. Make connections by clicking on on the small open circles on the lines that intersecting with the 5 other components.

You should see something similar to Figure 24.




Figure 24: System contents after clock connection

Perform the same operation to connect the clk_reset to the resets on the other components.

Next, connect the nios2e data master to the slaves.

Make the connections between the Nios2e data master and the s1 connection of the onchip memory, avalon_jtag_slave on the uart, s1 port on the switch and s1 port of the led component as shown below.




Figure 25: System contents after data master/slave connection

The instruction master signal from the nios2e component does not need to be connected to each slave component as it only needs access to memory that contains the software executable. Make the connection between the nios2e instruction master and the onchip_memory s1 .




Figure 26: System contents after instruction master/slave connections

The next connections to make are the processor interrupt request (IRQ) signals. The UART can drive interrupts and hence needs to be wired to the nios2e processor interrupt lines. Make this connection as shown in Figure 27. We will use the default setting for the IRQ number.




Figure 27: System contents after interrupt connections

You have now completed the internal connections for this Nios II processor based system. The next step is to make the external connections that connect the Qsys based system to the next higher level in the hierarchy of your FPGA design, or to FPGA device pins that connect to the

PCB. Double click on the switch and led conduit items under the export column circled in Figure 28. This will bring these ports out of the Qsys component to connect to the top level design.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk_0	exported			
<input checked="" type="checkbox"/>		clk_in	Clock Input	clk_in				
<input checked="" type="checkbox"/>		clk_in_reset	Reset Input	clk_in_reset				
<input checked="" type="checkbox"/>		clk	Clock Output	clk				
<input checked="" type="checkbox"/>		clk_reset	Reset Output	clk_reset				
<input checked="" type="checkbox"/>		nios2e	Nios II Gen2 Processor					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_0				
<input checked="" type="checkbox"/>		reset	Reset Input	[clk]				
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master	[clk]				
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master	[clk]				
<input checked="" type="checkbox"/>		irq	Interrupt Receiver	[clk]				
<input checked="" type="checkbox"/>		debug_reset_request	Reset Output	[clk]				
<input checked="" type="checkbox"/>		debug_mem_slave	Avalon Memory Mapped Slave	[clk]		0x8800	0x8fff	
<input checked="" type="checkbox"/>		custom_instruction_master	Custom Instruction Master	[clk]				
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM)					
<input checked="" type="checkbox"/>		clk1	Clock Input	clk_0				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	[clk1]		0x4000	0x7fff	
<input checked="" type="checkbox"/>		reset1	Reset Input	[clk1]				
<input checked="" type="checkbox"/>		uart	JTAG UART	clk_0				
<input checked="" type="checkbox"/>		clk	Clock Input	[clk]				
<input checked="" type="checkbox"/>		reset	Reset Input	[clk]				
<input checked="" type="checkbox"/>		avalon_jtag_slave	Avalon Memory Mapped Slave	[clk]		0x9020	0x9027	
<input checked="" type="checkbox"/>		irq	Interrupt Sender	[clk]				
<input checked="" type="checkbox"/>		switch	PIO (Parallel I/O)	clk_0				
<input checked="" type="checkbox"/>		clk	Clock Input	[clk]				
<input checked="" type="checkbox"/>		reset	Reset Input	[clk]				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	[clk]		0x9010	0x901f	
<input checked="" type="checkbox"/>		external_connection	Conduit	switch_external_conn...				
<input checked="" type="checkbox"/>		led	PIO (Parallel I/O)	clk_0				
<input checked="" type="checkbox"/>		clk	Clock Input	[clk]				
<input checked="" type="checkbox"/>		reset	Reset Input	[clk]				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	[clk]		0x9000	0x900f	
<input checked="" type="checkbox"/>		external_connection	Conduit	led_external_conn...				

Figure 28: System contents after exporting PIO switch and LED

Next you will need to generate the base Addresses for your Qsys system. This is achieved by using the command System → Assign Base Addresses.

Save your Qsys system by using File → Save As and pick a name for the Qsys system that you will remember. Note that the lab figures call it nios_setup_v2 so to avoid confusion you should name your .qsys file the same. The information is saved in what is called a .qsys file. Although you are not entirely finished, it's good practice to save edits along the way.

You should see 2 error messages in the Message Console of Qsys. They are shown in Figure 29.

Type	Path	Message
2 Errors		
	nios_setup_v2.nios2e	Reset slave is not specified. Please select the reset slave
	nios_setup_v2.nios2e	Exception slave is not specified. Please select the exception slave
1 Info Message		
	nios_setup_v2.switch	PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

Figure 29: Error message prior to assign memory location to execute from

These error messages have to do with the fact that nios2e processor doesn't know where the software code that handles resets and exceptions is located. This is fairly straightforward to fix.

Double click on the nios2e component and set the reset vector memory and exception vector memory both to onchip_memory.s1. This will set the system to execute from onchip memory at these respective locations upon reset or interrupt. The 2 errors that were shown in Figure 29 should now be resolved.




Figure 30: Assign vectors in the NIOS2E panel

Save your design once again. Note that by saving, you still have not generated the files that you need for Quartus II compilation or with the Eclipse SBT. The step to complete this is to click on the button on the lower right of Qsys.

Click on the button 'Generate HDL'.
Click Generate on the panel that appears.

Congratulations, this completes the Qsys section of the lab.




Figure 31: Generating the Qsys system HDL files

Building the top level design

The next step will take a little bit of knowledge in Verilog. [Should you want to use a schematic capture graphical editor, jump to the Appendix A.](#) If you are familiar with VHDL, you can make the same connections in VHDL, but you will have to change the design to VHDL on your own. For ease of following along the lab document, we recommend continuing the lab in Verilog. During the early steps using the project wizard, you loaded the baseline design, and have a baseline.v preloaded in the Quartus project. We will take a look at this starting point baseline.v file and strip out the unnecessary signals, while only leaving the signals that are needed to run the Hello World design.

Quartus should be open, bring that to the front of your screen. Make sure the hierarchy tab is highlighted and double click the baseline design. Note that for this design there is a clock, reset, push button inputs, LED outputs, and a JTAG UART. The JTAG UART pins are hard wired into the FPGA so you don't need to add them in your Verilog source file. The 4 pins: TCLK, TDI, TMS and TDO that constitute a 4 wire JTAG interface are at a fixed location in your FPGA and they don't need to be added to your Verilog source file. Only pins that are synthesized from your RTL source code need to be specified. The baseline design includes all non hard-wired device pins and you will need to delete extra pins and include the following pins in the port list: CLK_50_MAX10, CPU_RESETn, USER_PB, USER_LED. Delete all other pins from the port list.

The original baseline.v is shown in Figure 33. Make the changes including changing the module from baseline to hello_world and save the file as hello_world.v.




Figure 32: Block diagram of hello_world design


```
`timescale 1 ps / 1 ps
module baseline (
    //Reset and Clocks
    //      input          clk_ddr3_100_p,
    input          CLK_50_MAX10,
    input          CLK_25_MAX10,
    input          CLK_LVDS_125_p,
    input          CLK_10_ADC,
    input          CPU_RESETh,

    //LED PB DIPSW
    output [4:0]    USER_LED,
    input  [3:0]    USER_PB,
    input  [4:0]    USER_DIPSW,

    //USB
    input          USB_RESETh,
    input          USB_WRn,
    input          USB_RDn,
    input          USB_OEn,
    inout [1:0]    USB_ADDR,
    inout [7:0]    USB_DATA,
    output          USB_FULL,
    output          USB_EMPTY,
    input          USB_SCL,
    input          USB_SDA
)
```

Figure 33: Original baseline.v design

Formatted: Centered



```
1  `timescale 1 ps / 1 ps
2  module hello_world (
3      //Reset and Clocks
4      input      CLK_50_MAX10,
5      input      CPU_RESETn,
6
7      //LED PB
8      output [4:0]  USER_LED,
9      input  [3:0]  USER_PB);
10
11  |
12  endmodule
13
```

Figure 34: Edited baseline design with pins removed. Note save as: `hello_world.v`

Next we need to check that the `hello_world.v` file is included in your project. Note that it should be the only file in your project so far. Go to Project → Add/Remove Files in Project. Confirm that `hello_world.v` is listed.




Figure 35: Add/Remove Files pane

Next you need to make the top level entity `hello_world` since its currently set at baseline. In the same window upper left corner, click on General. Change baseline to `hello_world`. You can also change by right clicking on the `hello_world.v` and set as top level entity.




Figure 36: Settings pane

Click OK when complete. Now it is a good idea to make sure your Verilog is syntax correct. Return to the main Quartus window and select the Tasks pane. Double-Click on the Play (right triangle) for analysis/synthesis. You will get warnings but you should get no errors. If you do get an error, it's likely syntax (eg missing semicolon). Make changes, save, and continue to run analysis/synthesis until the Verilog runs error/free (ignore dangling pin warning for now).




Figure 37: Task pane

The baseline design that you uploaded in the prior steps contain all of the pin settings needed so that the pin locations are consistent with how the MAX 10 device is connected for the PCB on the MAX 10 Dev Kit. You can inspect the pin setting locations to understand where they come from. Launch Assignments → Assignment Editor. You will see a list of pins in spreadsheet form that contain pin (package ball to be specific) locations, IO standard and current strength settings. Note that you are not using all the pins in the design, but this is ok – Quartus will ignore pin assignments that are not referenced in your design.

tatu	From	To	Assignment Name	Value	Enabled	Entity
1	✓	CLK_D...100_n	Location	PIN_N15	Yes	
2	✓	CLK_D...100_p	Location	PIN_N14	Yes	
3	✓	CLK...AX10	Location	PIN_M9	Yes	
4	✓	CLK...AX10	Location	PIN_M8	Yes	
5	✓	CLK_10_ADC	Location	PIN_N5	Yes	
6	✓	CLK_L...125_n	Location	PIN_R11	Yes	
7	✓	CLK_L...125_p	Location	PIN_P11	Yes	
8	✓	CPU_RESETh	Location	PIN_D9	Yes	
9	✓	DDR3_A[0]	Location	PIN_V20	Yes	
10	✓	DDR3_A[3]	Location	PIN_U20	Yes	
11	✓	DDR3_A[5]	Location	PIN_F19	Yes	
12	✓	DDR3_A[6]	Location	PIN_E21	Yes	
13	✓	DDR3_A[8]	Location	PIN_D22	Yes	
14	✓	DDR3_A[9]	Location	PIN_E22	Yes	
15	✓	DDR3_A[10]	Location	PIN_Y20	Yes	
16	✓	DDR3_A[11]	Location	PIN_E20	Yes	
17	✓	DDR3_A[12]	Location	PIN_J14	Yes	
18	✓	DDR3_A[13]	Location	PIN_C22	Yes	
19	✓	DDR3_BA[0]	Location	PIN_V22	Yes	
20	✓	DDR3_BA[1]	Location	PIN_N18	Yes	
21	✓	DDR3_BA[2]	Location	PIN_W22	Yes	


Figure 38: Assignment Editor

Adding the Nios II system into your design

Now that you have the `hello_world` entity completed and syntactically correct, you will need to add the Nios II Qsys system into your design. Qsys makes this task quite convenient. Go to File → Open and navigate to the name of the Qsys project you created (the one shown in the lab is called `nios_setup_v2`). You should see a file called `nios_setup_v2_inst.v`. Open this file and you see how to instantiate (fancy word meaning placing this component in your design) the Qsys system. The contents of this file is shown below:

You will need to connect the IO ports to the `nios_setup_v2`. Copy the entire contents of the `nios_setup_v2` file by highlighting and copy (ctrl-c), followed by inserting into the Verilog file `hello_world.v` and pasting (ctrl-v). Next we will connect the push button switches to the LEDs in two different ways to demonstrate how the connection can be made through the FPGA fabric, and in the software that we use that the Nios II executes. To simplify knowing which push button is connected through hardware and which one through software, we will invert the hardware

connection so that activating push buttons 1 and 0 turn *off* LEDs through a hardware connection, while activating push buttons 3 and 2 turn *on* the respective LEDs. Take two push buttons ([1:0]) and connect to the LEDs[1:0] with an inverted assignment (see line 11 in Figure 39). The other two LEDs [3:2] will be connected non-inverted in software by connection to the Qsys system. Note that the USER_LED is defined as 5 bits wide, [4:0], but you have only used 4 LEDs in total: [1:0] are connected through the FPGA fabric, and [3:2] are connected through application software. USER_LED [4] is unconnected and will give a dangling wire warning message when you compile, this is ok. Click the save icon or File → Save.




```

1 `timescale 1 ps / 1 ps
2
3 module hello_world (
4     //Reset and Clocks
5     input      clk_ddr3_100_p,
6     input      CLK_50_MAXI0,    //2.5v
7     input      CPU_RESEIn,      //3.3-v LVCMOS
8     output [4:0] USER_LED,      //1.5v
9     input [3:0] USER_PB);       //1.5v
10
11     assign USER_LED[1:0] = ~USER_PB[1:0];
12
13     nios_setup_v2 u0 (
14         .clk_clk (CLK_50_MAXI0), // clk.clk
15         .reset_reset_n (CPU_RESEIn), // reset.reset_n
16         .switch_external_connection_export (USER_PB[3:2]), // switch_external_connection.export
17         .led_external_connection_export (USER_LED[3:2]) // led_external_connection.export
18     );
19
20 endmodule
21
22

```

Figure 39: hello_world.v after making connections to nios system and adding led to push button assignment

You now have completed the creation of the Nios II system using Qsys, instantiating this component into the top level design, and making connections from led to push buttons for testing in your Verilog file called hello_world.v. You now add the Nios II system into your project using the Project → Add/Remove Files in Project command. Instead of adding individual Qsys generated Verilog files and settings into the project, you add the NIOS qip file which is located under: nios_setup_v2/synthesis/nios_setup_v2.qip . The qip file contains pointers to the location of all the generated source files generated from Qsys and necessary settings required to

compile. You can open this file in a text editor to see its content. Navigate using the  button and select the file. Hit Add followed by OK.




Figure 40: Add/Remove Files from Project - .qip file

Now you can compile your design which will run analysis & synthesis, fitter (place and route in FPGA terminology), Assembler (generate programming image) and TimeQuest (the static timing analyzer). This can be achieved by clicking on the play button as shown in Figure 41.








Figure 41: Compilation button

Note that some warnings and information messages come up in the bottom window.

You can filter by message level. The errors are filtered with the  button, critical warnings with the  button, warnings with the  button and informational messages with the  button.



the button. You cannot proceed if you have errors. In this case there are only critical and standard warnings, primarily because we did not add timing constraints to this project. Due to the simplicity of this design and low frequency, it's okay to start without timing constraints. Consult other Altera online training courses for instructions on how to add timing constraints to your design.




Figure 42: Filter for critical warnings

Congratulations, your FPGA hardware design is now complete.

SOFTWARE DESIGN

Creating the Software for the “Hello World” design

Should you choose to start directly in the Software Design section and skip the Hardware Design section, consult with your lab facilitator to get these two files: `nios_setup_v2.sopcinfo` and `hello_world_lab.sof` as if you generated them from the Hardware Design lab. You will be able to complete all subsequent steps with these two files.

The NIOS Software Build Tools for Eclipse are included as part of Quartus. These tools will help manage creation of the application software and Board Support Package (BSP). Launch the SBT Tools → NIOS II Software Build Tools for Eclipse. You can use the default location that Eclipse picks for you.




Figure 43: Initial Workspace setup

Click OK in the Workspace launcher.

Next, the Eclipse SBT will launch. Right click in the area called Project Explorer and select New→Nios II Application and BSP from Template. The BSP is the “Board Support Package” that contains the drivers for things like translating printf C commands to the appropriate instructions to write to the terminal.




Figure 44: Creating the initial project in the Eclipse SBT

Next you will see a panel that requests information to setup your design. First, you need to navigate to your working directory and click on the .sopcinfo file. The .sopcinfo file trains Eclipse on what your Qsys system contains. Click OK.




Figure 45: Navigating to correct .sopcinfo file

Fill in the Project name. Call it hello_world_sw. Next you will be asked to pick a template design. The Hello World Small is a software application to write "Hello from Nios II" to the screen. Click Finish. Note: make sure to pick Hello World Small and not Hello World or you will not have enough memory in your FPGA design to store the program executable.





Figure 46: completing the Nios II Software Examples setup screen with project name and project template.

We will now make some modifications to the code to connect the LEDs to the push button switches through software. Click the right arrow next to `hello_world_sw`. It will show the contents of your project. Double-click `hello_world_small.c`. Note the command `alt_putstr` to write text to the terminal. This is part of the Altera HAL (Hardware Abstraction Layer) set of software functions. A complete list of these functions can be found in the Nios II Software Developer's Handbook https://www.altera.com/en_US/pdfs/literature/hb/nios2/n2sw_nii5v2.pdf.



Next you need to add a library declaration, define integer switch_datain, and a few HAL functions to connect the LEDs to the Push Buttons:


```
#include <sys/alt_stdio.h>
#include <stdio.h>
#include "altera_avalon_pio_regs.h"
#include "system.h"

int main()
{
    int switch_datain;
    alt_putstr("Hello from Nios II!\n");

    /* Event loop never exits. Read the PB, display on the LED */
    while (1){
        switch_datain = IORD_ALTERA_AVALON_PIO_DATA(SWITCH_BASE);
        IOWR_ALTERA_AVALON_PIO_DATA(LED_BASE,switch_datain);
    }

    return 0;
}
```

Note the use of the variables SWITCH_BASE and LED_BASE. These variables are created by importing the information from the .sopcinfo file. You can find defined variables in the system.h file under the hello_world_sw_bsp project. Double click on system.h file and inspect the defined variable names for SWITCH_BASE and LED_BASE. These must match your hello_world_small.c code. Edit the hello_world_small.c source code so that it matches the code

shown above. Click the save  icon.

Right click on the hello_world_sw project. Left click Build. This compiles the software application and the BSP (drivers).




Figure 47: Launching the build

Once the build completes, you should observe a ".elf" file (executable load file) under the hello_world_sw project. If the .elf file does not exist, the project did not build properly. Inspect the problems tab on the bottom of the Eclipse SBT and determine if there are syntax problems, correct, and rerun Build Project. Typical problems can be missing semicolons, mismatched brackets and such.




Figure 48: The presence of `hello_world_sw.elf` indicates the software build ran successfully

Downloading the hardware image to the MAX10 Development Kit

To work with the MAX 10 development kit in the context of this lab, you will need to connect the power supply to the DC Input and a USB cable connecting the kit to a host PC. It is very important to note that there are 2 USB connectors: USB Blaster and USB UART. You must connect the USB cable to the USB Blaster (U12) connector. The USB blaster utilizes circuitry that formats the image into a data stream that downloads from the PC to FPGA. If you connect to the USB UART connector, your image will fail to download.

Make sure your development kit is powered up (blue button on kit) and LEDs are on.




Figure 49: Proper location to connect USB Blaster cable

If you are only performing the Software design lab, you must first launch Quartus. If you have just performed the Hardware Design lab, then Quartus should already be open. Launch the Programmer: Tools → Programmer.

Click Auto Detect and you should see something similar to Figure 50.




Figure 50: Programmer after Auto Detect

Next, you need to download what is called a “.sof” file or SRAM object file. This is the programming image file that gets downloaded in the FPGA. The default location is <working_directory>/output_files. Right click on the first row <none> under File and click on Change File. Navigate to the output_files directory and select hello_world_lab.sof. Click Open. In the first row under Program/Configure click in the check box as shown in Figure 51.




Figure 51: Programmer after adding hello_world_lab.sof file

Click Start. When programming is complete, the Progress meter should read 100% (Successful).




Figure 52: Programmer after completing .sof download

Now it is time to download the .elf (software executable) into the Nios II processor. Return to the Eclipse SBT tools. Right click on hello_world_sw and select Run as → Run Nios II Hardware. Click on the Target Connection tab. The connection should indicate that Eclipse has connected to USB-blaster. If the connection is not identified, you can Click Refresh Connections. Note that you might need to stretch the window wider to see the Refresh Connections button. Once the connection is made to the USB-Blaster, you should observe something similar to Figure 53. Click Run.




Figure 53: Run (Nios II) Configurations Window in Eclipse.

Now you have hardware and software downloaded into your MAX10 Development Kit. You should observe “Hello from Nios II” in the Nios II Console tab.




Figure 54: “Hello from Nios II!” displayed on the Nios II Console

You can also test the connections between push button and LEDs. Recall that 2 buttons [1:0] are connected in hardware are inverted so by default the LEDs are on. Buttons [3:2] are connected in the C code and illuminate LEDs [3:2] when pushed. Refer to the diagram below and confirm that the push buttons operate the LEDs based on the `hello_world.v` and `hello_world.c` source files. Be careful not to hit the top and bottom push buttons PULSE_NCONFIG or FPGA_RESETN or you can disrupt the FPGA programmed status.




Figure 55: Operating the hello_world lab push buttons

Lab Summary

You now have completed the hardware and software sections of this lab. This includes:

1. Loading the Device Kit pin settings into Quartus
2. Using Qsys to build a Nios II based system
3. Instantiating the Qsys component into your top level design
4. Add some connections between push buttons and LEDs
5. Compiling your hardware
6. Importing the Nios II based system into the Eclipse Software Build Tools
7. Building a software project
8. Modifying a software template to perform some simple IO functions
9. Compiling your software
10. Downloading the hardware image into the MAX 10 Development Kit
11. Downloading the software executable into the MAX 10 Development Kit
12. Testing the hardware

There is a wealth of resources from Altera and partners to take classes on Embedded Hardware, Embedded Software and reference design starting points to advance your skills using Altera's powerful Nios II based hardware and software tools.

Appendix A: Using Schematic Capture in place of writing Verilog for the top level module

In the section, Building the Top Level Design, we showed you how to create the top level design that instantiates the Nios II Qsys system by typing in the Verilog description of the connections. An alternative means to make these connections is by using the schematic capture tool within Quartus. The two means to create the top design: Verilog edits, and schematic capture are generally a matter of preference and familiarity with the Verilog language. The industry trends toward editing Verilog or VHDL hardware description languages, but either means will generate a working FPGA design.

Launch the schematic capture tool by invoking File → New → Block Diagram/Schematic File. You will see a blank schematic as shown in Figure 56.




Figure 56: Blank schematic page

Next you will need to add the Qsys system block. Right click and invoke insert → symbol. Under name, navigate to working directory/nios_setup_v2 and select nios_setup.bsf. Click Open. Then click OK.




Figure 57: Adding the nios_setup_v2 symbol into your schematic

Click in the middle of the screen and drop the symbol in the middle of the screen with a left click. Right click again in an empty area of the schematic. This time you will be adding the inversion between the USER_PB[3:2] and USER_LED[3:2]. Click Insert symbol. Navigate to primitives → logic → NOT and highlight. Click OK. Drop the NOT symbol below the nios_setup_v2 symbol.





Figure 58 After adding the nios_setup_v2 and NOT symbols into your schematic

Now you need to make the connections to the schematic. Locate the pin icon  and select input. Snap the input to clock, reset and switch on the nios_setup_v2 and to the input of the NOT. Hit escape. Select the output pin and snap to the output of NOT and drop another one to the left of the nios_setup_v2 symbol without connecting it since its pointing in the wrong direction. Hit escape. Right click the output pin near the nios_setup_v2 and Flip Horizontal. Left click the output pin and snap it to the led_external_connection_export port on nios_setup_v2.

Now you need to determine the appropriate names for the pin connections. Open the assignment editor as shown in Figure 38. Locate the names of the signals for reference: CLK_50_MAX10, USER_LED, USER_PB, and CPU_RESETh. Right click on the pins in your schematic and invoke properties and change the pin names to the appropriate top level ports. Make sure the names are identical to the assignment editor. Note that bus notation is of the form USER_PB[3..2]. The nios_setup_v2 gets pins [1..0] and the NOT gets pins [3..2]. Once you have assigned the port names, you have completed the schematic. Click save as and enter hello_world.bdf. The completed schematic is shown in Figure 59.




Figure 59 Completed schematic with pin connections

Now you need to add the `hello_world.bdf` to your project by clicking Project → Add/Remove Files in Project. Add the `hello_world.bdf` file if not already there. Now you are ready to return to the compilation step in Figure 41. Continue the subsequent steps through the hardware and software development sections.

Appendix B: Merging the NIOS executable into the FPGA configuration file (Hardware Image)

In this section, we will guide you with “how to merge the software executable file (Nios II .elf file) into hardware image (.sof file)”. The `master_image` directory shipped with the design example .sof and .pof files have the NIOS executable incorporated in them. The prior steps detailing how to build your hardware and software show you how to compile the hardware without the image loaded in the .sof or .pof file. In those steps, you load the NIOS executable from Eclipse through the Run > NIOSII Hardware step.

This section will allow you to merge the .elf executable into the .sof once your software is stable. In Eclipse, right click on the project and select Make Target > Build, a window pops up, then select

mem_init_generate > Build. This generates a .hex file that is in the location where your software build is located (e.g):
./Hello_World_Dev_kit/software/hello_world_sw/mem_init/nios_setup_v2_onchip_memory.hex



Figure 60 Selecting mem_init_generate

Next, you need to return to Qsys and change the onchip_memory component by double clicking it. Check all the boxes in “Memory Initialization” and enter the location of .hex file where it is located in “User created initialization file”.




Figure 61 Initializing onchip_memory component

Next, click Generate HDL > Generate. Return to Quartus and click compile and you will generate a new .sof file with the NIOS executable included. Run the programmer and download the new .sof. Run the demonstration as described in the previous steps.

Appendix C: Using Interrupt Service Routines (ISR) in a NIOS based system

Theory of Operation

The hello_world.c demonstration uses a polling technique to monitor the values of the push buttons. An infinite while(1) loop is used and each time through the loop the value of the push buttons are monitored. Another means to monitor events is through the use of interrupts.

The theory of operation of how hardware interrupts work is shown in Figure 62. The appendix explains how to implement hardware implements using NIOSII and hardware abstraction layer (HAL) functions.




Figure 62: Interrupt architecture

Interrupts gain priority over any code such as while loops, for loops etc. which are executing. This section demonstrates how software registers an Interrupt Service Routine (ISR) using the `alt_ic_isr_register()` HAL function. The hardware abstraction layer (HAL) registers the ISR by configuring the vector table. The return code from `alt_ic_isr_register()` is zero if the function succeeds, and nonzero if it fails. If the HAL registers an ISR successfully, the associated Nios II hardware interrupt (as defined by `irq`) is enabled on return from `alt_ic_isr_register()`. The main components of this HAL function are as follows:

```
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
alt_ic_isr_register(SWITCH_IRQ_INTERRUPT_CONTROLLER_ID, SWITCH_IRQ,
    handle_button_interrupts, edge_capture_ptr, 0x0);
```

1. `SWITCH_IRQ_INTERRUPT_CONTROLLER_ID` – Interrupt controller ID (refer to `system.h`)
2. `SWITCH_IRQ` – IRQ number (refer to `system.h`)
3. `handle_button_interrupts`(ISR) – Pointer to ISR function
4. `edge_capture_ptr` – Argument passed to the ISR
5. `0x0` – Flag (reserved)

The ISR reads the value of the push buttons and updates the pointer to the variable `edge_capture`. The pointer `edge_capture_ptr` reads the new value on the push buttons. For more details about `alt_ic_isr_register()` and its parameters, please refer [Exception Handling, NIOS II Software Developer's Handbook - Altera](#).

Steps to compile hardware and software to run the interrupt driven “Hello World” design

- The qsys system needs a few changes to enable interrupts.
- Increase the memory size by double clicking on onchip_memory to update the total memory size to 131136.
- Double click on switch and enable edge capture register and interrupt and have the type set to rising and edge respectively for them.




Figure 63: Qsys System

- To get rid of the errors go to System -> Assign Base Addresses.
- To get rid of the warnings, you need to connect the irq pin under the switch component to the irq from nios2e component. To do this click on the dot next to irq.




Figure 64: IRQ connections

- Scroll to the right in systems contents and change the value in the IRQ column. The values can be updated by double clicking on them. The final setting should be as follows:




Figure 65: IRQ settings

- Generate the HDL files again, which would update all the qsys files with the interrupt settings. To do this click on the generate button on the right bottom.
- Change the path for the qsys files to be included under <project directory>/platform/interrupt. This is to keep the files in a different folder.
- The new .qip file needs to be included in the project and the older .qip file has to be deleted.
- Go to Project -> Add/Remove Files in Project. Select the old .qip file to be removed and hit remove.
- Browse to the new .qip file from the following path and add it.
platform/interrupt/synthesis/nios_setup_v2.qip
- Compile the design to generate the new .sof and .sopcinfo files.
- Repeat the steps mentioned in software section to create a new hello world template using the new .sopcinfo file.
- Delete the hello_world_small.c file by right clicking on it from the project explorer.
- Import the .c file with the hardware interrupt logic by right clicking on the folder in the project explorer and select import. The following window comes up:




Figure 66: Eclipse import new files for Interrupt driven software

- Hit next and browse to the hardware_interrupt folder in the working directory and select the hello_world_hardware_interrupt.c and board_diag.h files and click finish. This imports both the files.
- Program the board with the new .sof in the output_files folder.
- Right click on the hello_world_sw_bsp folder and go to NIOSII -> BSP editor and uncheck the enable_small_c_library. Hit generate to save the changes.




Figure 67: Rebuilding the Interrupt based Software

- Build the design again by right clicking on the project folder click on build project and then Run As -> NIOSII hardware.

Demonstration to explain the execution of the design

The main menu gives the user an option to select between the modes of operation. The menu is displayed by calling the functions TopMenu, MenuBegin and MenuEnd. The input from the user is read using the function GetInputString. The console displays it as:

```
Hello from Nios II!
```

```
-----  
Select mode of operation  
-----
```

```
Main Menu
```

```
a: LED 2 Blinks continuously waiting for hardware interrupt on PB3  
b: LEDS 2 and 3 blink number of times entered by user  
q: Exit  
-----
```

```
Select Choice (a or b): [Followed by <enter>]
```

a: Blink continuously with hardware interrupts

To start the blinking process the user needs to press PB2. The console displays the following message: In the blink continuous mode the LED2 blinks continuously until the user interrupts it by pressing PB3. When there is an interrupt, the following message is displayed:

```
*****HARDWARE INTERRUPT WAS OBSERVED *****
```

```
Button 3 (PB3) Pressed.
```

```
To resume blinking press push button 2 again
```

```
OR
```

```
To exit press push button 3 again
```

If the user wishes to continue blinking they have to press PB2 again or if they wish to exit out of the loop they have to press PB3.

b: Blink number of times entered by user

In this mode of operation the GetString() function reads a number in the range 0 to 9 entered by the user. The LED2 and LED3 blink for the number of times specified by the user and exits the loop. The image below shows the messages the user must observe in this mode:

```
Select Choice (a or b): [Followed by <enter>]
```

```
b
```

```
Enter a number between 1 to 9 (followed by <enter>)
```

```
5
```

```
The leds will blink 5 times and then exit out of the loop
```

```
Exiting out of the loop.
```

```
Done blinking 5 times.
```