DECA

cancel
Showing results for 
Search instead for 
Did you mean: 

DECA



DECA – Arrow’s Altera MAX® 10 evaluation kit


DECA – Arrow’s Altera MAX® 10 evaluation kit

Arrow Electronics introduces the DECA evaluation kit, available at https://www.arrow.com/en/products/deca/arrow-development-tools 

Questions? deca [at] arrow [dot] com


https://www.intel.com/content/dam/altera-www/global/en_US/uploads/0/0e/DECA_Evaluation_Board_Front.jpg [ DECA Evaluation Board Front.jpg - click to view image ]

https://www.intel.com/content/dam/altera-www/global/en_US/uploads/4/4f/DECA_Evaluation_Board_Back.jpg [ DECA Evaluation Board Back.jpg - click to view image ]

https://www.intel.com/content/dam/altera-www/global/en_US/uploads/f/f2/DECA_Block_Diagram_FINAL.png [ DECA Block Diagram FINAL.png - click to view image ]


Board Highlights

DECA is equipped with many different sensors and interfaces to address a wide range of applications. DECA features the MAX® 10 FPGA with two ADC blocks, temperature sense diode, onchip-RAM, user flash memory, dual non-volatile self-configuration images, and an external memory interface connecting to DDR3.

  • Many different sensors such as:
  • Gesture, proximity, and ambient light
  • Humidity and temperature
  • Power monitor
  • Accelerometer
  • Interfaces connecting to:
  • 10/100 Ethernet
  • USB2.0 OTG
  • SDHC
  • HDMI
  • MIPI CSI-2
  • CapSense Mechanical Button Replacement
  • Audio CODEC (Line in / Line out)
  • Expandable via a BeagleBone compatible I/O expansion header
  • Supporting the new Arrow BLE / WIFI Beaglebone cape

Main FPGA Features

One MAX10 FPGA (10M50DAF484C6GES)

  • 50,000 LEs
  • 1638 Kbit (Kb) M9K memory
  • 64 to 736 Kbit (Kb) user flash memory
  • 4 phase locked loops (PLLs)
  • 144 18x18-bit multipliers
  • 2 ADC block – 1 Msps, 12-bit, 18-channels
  • 18 analog inputs
  • 1 temperature sense diode
  • 360 general purpose input/output (GPIO)
  • Non-volatile self-configuration with dual-boot support
  • Embedded USB-Blaster II for use with the Quartus® II Programmer

Documentation

 

Linux for DECA

Pre-release for early adopters

The DECA Linux project has been completed. This release is for early adopters as this material is currently provided as a pre-release. Once this material has been finalized, it will make its way to RocketBoards.org where everything Altera Linux resides.

There are two files required to run Linux on DECA.

Please provide your updates and feedback to: deca [at] arrow [dot] com.

  • Note: if you attended the first workshop in Toronto or Rochester, please use the email above for one additional step.

Workshop Bundled (ZIP) file

  • Includes:
  • Datasheets
  • Schematic/BOM
  • Completed Lab folders
  • Workshop Starting point lab folder
  • Workshop documentation (both lab guide and presentation)

Workshop Reference Designs

Lab 1: FPGA Intro Lab

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

Lab 2: Qsys Intro Lab

  • Introduction to the Qsys design flow and how to use System Console
  • Lab Document
  • Starting Point – a starting point of design files used for the lab
  • Completed Lab – the design files after the lab is complete

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

Lab 3: Embedded Systems Lab

  • A step-by-step guide on building up your first Nios II processor system using Qsys
  • Lab Document
  • Starting Point – a starting point of design files used for the lab
  • Completed Lab – the design files after the lab is complete

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

Lab 4: Gesture Sensor Lab

  • Create this hardware and software design from scratch to interact with the gesture sensor
  • Lab Document
  • Starting Point – a starting point of design files used for the lab
  • Completed Lab – the design files after the lab is complete

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

Lab 5: ADC Lab

  • Two part lab to read the ADC using first a hardware state machine, then use Nios II to read the analog data
  • Lab Document
  • Starting Point – a starting point of design files used for the lab
  • Completed Lab – the design files after the lab is complete

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

Lab 6: USB to SDHC Lab

  • This is a USB Mass Storage reference design using IP from SLS
  • Note: an updated license is required to recompile this design. Please email deca [at] arrow [dot] com for assistance.
  • Lab Document
  • Starting Point – a starting point of design files used for the lab
  • Completed Lab – the design files after the lab is complete

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

Lab 7: BLE/WIFI Lab

  • Connect your smartphone, tablet, or PC to the BLE/WIFI cape and interact with DECA
  • Lab Document
  • Starting Point – a starting point of design files used for the lab
  • Completed Lab – the design files after the lab is complete

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

 

  • Looking for technical information? Please find the BLE/WIFI Cape Schematic and BOM here:
  • Schematic
  • BOM

Lab 8: MIPI to HDMI Lab

  • Use Altera’s VIP suite to overlay the video image (from the MIPI camera) onto a background layer and display it on HDMI
  • Lab Document
  • Completed Lab – the design files after the lab is complete, including license file

Demo.bat – contained in the completed lab zip, this quick download allows you to try the completed lab on your DECA board

Demonstrations

The following reference designs were created by Terasic to interact with each FPGA peripheral. These demonstration designs can be found on the DECA system CD download available here

  • Capsense_NIOS
  • DECA_Audio
  • DECA_DDR3_Nios_Test
  • DECA_Dual_boot
  • DECA_Gsensor
  • DECA_GSensor_Nios
  • DECA_GSensor_Nios_SPI
  • DECA_Humidity_Temperature
  • DECA_Power_Monitor
  • DECA_Power_Monitor_Nios
  • DECA_socket_server
  • DECA_TEMP
  • deca_usb_ulpi
  • DECA_User_IO
  • Gesture_Light_Sensor_NIOS
  • Gesture_Light_Sensor_RTL
  • HDMI_TX
  • HDMI_TX_NIOS
  • HDMI_TX_VIP_VPG
  • Humidity_Temperature_NIOS
  • LedBreathe
  • LineIn_ADC
  • my_first_fpga
  • SDCARD
  • SMA_ADC_NIOS

 

DECA Utilities

Which Rev?

In some cases, the labs may differ so people with REV B boards may have an extra step to take. You can use this reference design to determine what board revision you have. which_deca_rev.sof Download this .sof file to your board and view the LEDs


https://www.intel.com/content/dam/altera-www/global/en_US/uploads/b/bf/Which_rev_leds.jpg [ Which rev leds.jpg - click to view image ]


Additionally, you can launch nios2-terminal from the Nios II Command Shell to see this:


https://www.intel.com/content/dam/altera-www/global/en_US/uploads/4/47/Which_rev_console_output.jpg [ Which rev console output.jpg - click to view image ]

 

 

Restore Flash

There are two reference designs provided and a programming file that can be used to return the board to the factory default setting.

Version history
Last update:
‎06-25-2019 09:01 PM
Updated by:
Contributors