Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
The attached document describes different methodologies for duplicating registers to help with timing closure. Topics include:
- Why do registers with large fan-outs have worse timing(it's not due to loading)
- Physical Synthesis Register Duplication
- Max Fan-out
- Manual Logic Duplication
- Pros and cons of doing this in RTL or through assignments
- Analysis of a real design with various techniques(I have not attached the design, but have critical path screen-shots)
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.