Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Design Specifications
MAX 10 FPGA Development Kit
As MAX 10 DDR3 UniPHY controller is not support EMIF toolkit. This wiki link is introduced to demonstrate how to run memory test on particular memory address using NIOS II eclipse memory test template. The purpose of this design example is to ease user to determine which memory address is fail on DDR3 read/write transaction.
1) Run full compilation on testddr3_nios_ddr3.qar with Quartus 16.0
2) Launch Quartus Programmer and program testddr3.sof to the MAX 10 FPGA Development Kit
3) Launch NIOS II 16.0 Software Build Tools for Eclipse
4) Go to File Tab and click NIOS II Application and BSP from Template
5) Set as below and click finish:
https://www.intel.com/content/dam/altera-www/global/en_US/uploads/7/76/BSP_Setting.PNG (BSP Setting.PNG - Click here to view image)
6) Under Project Explorer, right click Memory_Test_MAX10_DDR3_bsp. Move to Nios II and click Generate BSP
7) Under Project Explorer, right click Memory_Test_MAX10_DDR3. Move to Run AS and click 3 Nios II Hardware
8) Under Nios II Console Tab, type 'a' then 'enter' to select 'Test RAM'
9) Follow the instruction by enter start and end address range to test the RAM. For this Qsys design, the DDR3 address range is 0x0000_0000 to 0X07ff_ffff
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.